



FIG. 1



[illegible]

[illegible]

ITEM	TERMI- NAL NO.	TERMI- NAL NAME	INPUT/ OUTPUT	FUNCTION
POWER SUPPLY	35,68	Vcc	—	+ 5V IS SUPPLIED.
	17,18 51, 52	Vcc	—	GND IS CONNECTED.
OPERATION CONTROL SIGNAL	65	INCLK	INPUT	BASIC CLOCK OF MIVAC IS INPUTTED.
	66	TEST	INPUT	MIVAC OPERATION IS TESTED. SET THIS TERMINAL TO "LOW" LEVEL.
ACRTC INTERFACE SIGNAL	15	2CLK	OUTPUT	2CLK SIGNAL IS SUPPLIED TO ACRTC. THIS SIGNAL IS ASYMMETRIC, NAMELY, HAS DIFFERENT CYCLE LENGTHS IN THE FIRST HALF AND SECOND HALF OF A MEMORY CYCLE.
	14	MCYC	INPUT	MCYC SIGNAL FROM ACRTC IS INPUTTED. MCYC INDICATES "LOW" AND "HIGH" LEVELS WHEN ACRTC IS IN ADDRESS AND DATA CYCLES, RESPECTIVELY.
	12	DRAW	INPUT	DRAW SIGNAL FROM ACRTC IS INPUTTED. DRAW INDICATES WHETHER OR NOT ACRTC IS IN THE DRAW CYCLE. DRAW IS "LOW" LEVEL IN THE DRAW CYCLE AND IS "HIGH" LEVEL IN THE OTHER CYCLES.
	11	MRD	INPUT	MRD SIGNAL FROM ACRTC IS INPUTTED. MRD CONTROLS DATA TRANSFER DIRECTION BETWEEN FRAME BUFFER AND ACRTC. WHEN DATA IS READ FROM FRAME BUFFER, "HIGH" LEVEL IS INPUTTED. WHEN DATA IS WRITTEN IN FRAME BUFFER, "LOW" LEVEL IS INPUTTED.
	13	AS	INPUT	AS SIGNAL IS INPUTTED FROM ACRTC AS INDICATES PRESENCE OR ABSENCE OF MEMORY ACCESS.
	64	HSYNC	INPUT	HSYNC SIGNAL IS INPUTTED FROM ACRTC. UNDER CONDITIONS OF HSYNC="LOW" AND DRAW="HIGH", IF AS PULSE IS RECEIVED, CS BEFORE RAS REFRESH OPERATION IS CARRIED OUT.
	67	VSYNC	INPUT	VSYNC SIGNAL IS INPUTTED FROM ACRTC. RECEIVED VSYNC IS DIVIDED BY TWO SO AS TO OUTPUTTED AS VSYNC/2 SIGNAL AND IS ALSO USED TO CONTROL MULTIPLEXER OF VIDEO OUTPUT.
	2	DISP 1	INPUT	DISP 1 SIGNAL IS INPUTTED FROM ACRTC. DISP 1 INDICATES SCREEN DISPLAY PERIOD. ORDINARILY, SET "1" TO DISPLAY SIGNAL CONTROL (DSC) BIT OF ACRTC.
	1	CUD1	INPUT	CUD1 SIGNAL IS INPUTTED FROM ACRTC. CUD1 IS LOADED WITH "LOW" LEVEL DURING GRAPHIC CURSOR DISPLAY PERIOD.
	6-10 16 19-28	MADO -MAD15	INPUT/ OUTPUT	MADO-MAD15 OF ACRTC ARE INPUTTED. THESE SIGNALS ARE USED AS FRAME BUFFER ACCESS ADDRESS IN ADDRESS CYCLE FOR MCYC="LOW", AS DATA INPUT/ OUTPUT FOR DATA TRANSFER BETWEEN ACRTC AND FRAME BUFFER IN DATA TRANSFER CYCLE FOR MCYC="HIGH".
	29-32	MA16- MA19	INPUT	FRAME BUFFER ACCESS ADDRESS MA16 - MA19 IS INPUTTED FROM ACRTC.

FIG. 4




FIG. 5a

1-CHIP MEMORY




FIG. 5b

2-CHIP MEMORY




FIG. 5c

4-CHIP MEMORY




FIG. 6




FIG. 7





FIG. 11

CUR I	CUR O	CURSOR DISPLAY COLOR
0	0	BLACK (VIDEO A - VIDEO D = 0)
0	1	WHITE (VIDEO A - VIDEO D = 1)
1	0	COLOR REVERSION FOR EACH BIT OF VIDEO A - VIDEO D
1	1	COLOR REVERSION FOR EACH BIT OF VIDEO A - VIDEO C (VIDEO D IS KEPT UNCHANGED)

F I G. 8



௧௭௮

MODE	CRT SCREEN LAYOUT EXAM- PLE (DOTS X RASTER)	MAXIMUM FRAME BUFFER CA- PACITY (BYTES)	ACRTC OP- ERATION FREQUENCY (MHz)	MEMORY ACCESS SPEED	HIGH- SPEED DRAWING	NUMBER OF MEMO- RIES	COLOR/ GRADA- TION	SHIFT AMOUNT (BITS)	MAXIMUM DOT CLOCK FREQ. (MHz)		
0	640x200, 350, 400, 480	512K/128K	4.13	480 ns/ 4ACCESSES	—	1		16	33		
1	640x200, 480x240, 320x200, 240						4	8	16.5		
	320x200, 240						16	4	8.25		
2	320x200, 240 266x192	1M/256K				2	4	16	33		
3	640x200, 350, 400, 480				4		8	16.5			
4	640x200, 480x240, 320x200, 240				16		8	16.5			
	640x200, 350, 400, 480	4			16		33				
5	640x200, 350, 400, 480					1		16	16.5		
6	640x200, 480x240, 320x200, 240									2	32
	7	320x200, 240 256x192			4		8				
8	640x200, 350, 400, 480	1M/256K			2	4	16	8.25			
9	640x200, 480x240, 320x200, 240								4	16	33
	A										
B	640x200, 350, 400, 480	2M/512K				4	16	8			
C	640x200, 480x240, 320x200, 240				4				16	33	
	D										640x200, 350, 400, 480
E	640x200, 480x240, 320x200, 240	512K/128K	1	16			16	16.5			
F	640x200, 350, 400, 480				4	32			33		
	G									640x200, 480x240, 320x200, 240	4
	640x200, 350, 400, 480	1M/256K		2			960ns/ 16ACCESSES	—		2	16

F I G. 10

MODE	DOT CLOCK FREQUENCY
0, 3, 5, 8 B, D, F	33MHz ~ 11MHz
1, 4, 6, 9 C, E	16.5MHz ~ 5.5MHz
2, 7, A	8.25MHz ~ 2.75MHz

F I G. 12

V M D	MEMORY CHIP EMPLOYED
0	256 K × 4BIT DRAM
1	1M × 4 BIT DRAM

F I G. 13

MUXEN	VSNC / 2	VIDEO A	VIDEO B
0	0	A	B
	1	A	B
1	0	A	B
	1	C	D

F I G. 14

BLINK 1	GRAPHIC CURSOR DISPLAY
0	NOT DISPLAYED
1	DISPLAYED





FIG. 15b



(The page contains musical notation, which is not transcribed here.)



F I G. 16b





FIG. 17a






FIG. 18a





FIG. 18b







FIG. 20a



F I G. 20b







FIG. 21a




F I G. 21b





F I G. 22b



F I G. 23a






FIG. 23b







F I G. 25




F I G. 26





F I G. 28



F I G. 29a

FA	4 ACCESSES / MCYC (DRAW , DISPLAY)				16 ACCESSES / 2 MCYCS (DISPLAY)			
	256Kx4-BIT (VMDO=0)		1M x 4-BIT (VMDO=1)		256Kx 4-BIT (VMDO=0)		1M x 4-BIT (VMDO=1)	
	ROW	COLUMN	ROW	COLUMN	ROW	COLUMN	ROW	COLUMN
9	—	—	MAD 8	NC0	—	—	MAD 8	NC0
8	MAD 9	NC1	MAD 9	NC1	MAD 9	NC1	MAD 9	NC1
7	MAD 8	NC2	MA 17	MAD 7	MAD 8	NC2	MA 17	MAD 7
6	MAD 7	MAD 6	MA 16	MAD 6	MAD 7	MAD 6	MA 16	MAD 6
5	MAD 15	MAD 5	MAD 15	MAD 5	MAD 15	MAD 5	MAD 15	MAD 5
4	MAD 14	MAD 4	MAD 14	MAD 4	MAD 14	MAD 4	MAD 14	MAD 4
3	MAD 13	MAD 3	MAD 13	MAD 3	MAD 13	MAD 3	MAD 13	MAD 3
2	MAD 12	MAD 2	MAD 12	MAD 2	MAD 12	MAD 2	MAD 12	MAD 2
1	MAD 11	MAD 1	MAD 11	MAD 1	MAD 11	WC1	MAD 11	WC1
0	MAD 10	MAD 0	MAD 10	MAD 0	MAD 10	WC0	MAD 10	WC0

[] : COLUMN ADDRESS COUNTER

FIG. 29c

FA	1 ACCESSSES / MCYC (DRAW)				4 ACCESSSES / MCYC (DISPLAY)			
	256K x 4 -BIT (VMDO=0)		1M x 4 -BIT (VMDO=1)		256K x 4 -BIT (VMDO=0)		1M x 4 -BIT (VMDO=1)	
	ROW	COLUMN	ROW	COLUMN	ROW	COLUMN	ROW	COLUMN
9	—	—	MA 18	MAD 9	—	—	MA 18	MAD 9
8	MAD 9	MAD 8	MA 19	MAD 8	MAD 9	MAD 8	MA 19	MAD 8
7	MA 17	MAD 7	MA 17	MAD 7	MA 17	MAD 7	MAD 17	MAD 7
6	MA 16	MAD 6	MA 16	MAD 6	MA 16	MAD 6	MA 16	MAD 6
5	MAD 15	MAD 5	MAD 15	MAD 5	MAD 15	MAD 5	MAD 15	MAD 5
4	MAD 14	MAD 4	MAD 14	MAD 4	MAD 14	MAD 4	MAD 14	MAD 4
3	MAD 13	MAD 3	MAD 13	MAD 3	MAD 13	MAD 3	MAD 13	MAD 3
2	MAD 12	MAD 2	MAD 12	MAD 2	MAD 12	MAD 2	MAD 12	MAD 2
1	MAD 11	MAD 1	MAD 11	MAD 1	MAD 11	WC1	MAD 11	WC1
0	MAD 10	MAD 0	MAD 10	MAD 0	MAD 10	WCO	MAD 10	WCO

[] : COLUMN ADDRESS COUNTER